Stats

  • Locked Locked
  • Replies 3
  • Subscribers 124
  • Views 13770
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

advanced layout pcells?

archive

A basic analog/mixed-signal pdk for has the following primitive pcells:

  • mos transistor
  • capacitor
  • resistor
  • bjt
  • diode
Of course, these "basic" pcells can grow to be quite complex depending on process variations (low voltage, high voltage, triple well, isolation, high resistance, low resistance, etc.).  Additional bells and whistles have generally complicated my pcells more than the process variations.

Beside these more basic pcells, what advanced pcells are you creating or using for analog/mixed-signal layout design?


Originally posted in cdnusers.org by m27315
Parents

  • I did create a pcell of a 2D common centroid layout of a differential pair, just to see if I could. It was quite fun and turned out to be reasonably usable as well.

    I've also created pcells for helping with large numbers of pins (I'm sure there is probably a "proper" way to do it) so when I'm faced with an array of n*m regularly spaced pins it's still an easy task.

    My bonding diagram pcells are quite nice as well - they take the package part of the bonding diagram and a text file and produce a layout with all of the package pins labelled as an easy reference.

    Generally, I like using pcells to help me get things done rather than just for devices, although devices are a large part of that as well of course (the foundries tend to provide them though).

    Cheers,

    Roger


    Originally posted in cdnusers.org by rogerlight
Reply

  • I did create a pcell of a 2D common centroid layout of a differential pair, just to see if I could. It was quite fun and turned out to be reasonably usable as well.

    I've also created pcells for helping with large numbers of pins (I'm sure there is probably a "proper" way to do it) so when I'm faced with an array of n*m regularly spaced pins it's still an easy task.

    My bonding diagram pcells are quite nice as well - they take the package part of the bonding diagram and a text file and produce a layout with all of the package pins labelled as an easy reference.

    Generally, I like using pcells to help me get things done rather than just for devices, although devices are a large part of that as well of course (the foundries tend to provide them though).

    Cheers,

    Roger


    Originally posted in cdnusers.org by rogerlight
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.