• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. GPDK045 DRC soft check error with GIOLIB045 pads

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 126
  • Views 18813
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

GPDK045 DRC soft check error with GIOLIB045 pads

MoMiner1870
MoMiner1870 over 10 years ago

Hello all, I am trying to get our University up and running with GPDK045.  I am having problems with PVS DRC when I try to use the pads included in the GIOLIB045 library.

The details-

I have created a simple CMOS inverter layout. It passes DRC, LVS and QRC.

I then created a pad frame layout which passes DRC on its own.  The problem comes in when I place the inverter instance in the pad frame.

The Inverter has a via from M1-Psub for the ground connection of the NMOS.  This is causing Soft-Check4 and 5 errors in the pad frame.  If I remove the via, I get latch-up errors with the inverter because it does not have a tap to the substrate close enough, but the Soft-Check errors go away.

This seems like a catch 22.  Does anyone have any idea how I can get rid of these Soft-Check errors?

Thanks!

Travis Schulze

  • Cancel
Parents
  • Quek
    Quek over 10 years ago

    Hi Daryl

    Would you please run a PVS LVS and check "abcde.spi" file in the PVS LVS run directory? This is the layout netlist generated by PVS. You please search through this file to find the cause of the error. E.g. search for gnd!, etc.

    I am actually a little puzzled. PVS DRC debug window should also allow you to zoom to the stamping error location if you click on the error. May I know if there are any problems in using the DRC debug window to locate the error?

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Quek
    Quek over 10 years ago

    Hi Daryl

    Would you please run a PVS LVS and check "abcde.spi" file in the PVS LVS run directory? This is the layout netlist generated by PVS. You please search through this file to find the cause of the error. E.g. search for gnd!, etc.

    I am actually a little puzzled. PVS DRC debug window should also allow you to zoom to the stamping error location if you click on the error. May I know if there are any problems in using the DRC debug window to locate the error?

    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information