• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Need information regarding Transient Analysis

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 126
  • Views 13118
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Need information regarding Transient Analysis

jdp721
jdp721 over 10 years ago

Hi.

I have a particular circuit block (to be precise, a switched capacitor 2nd order integrator), say block-A, which when transient simulated in Virtuoso ADE gives stable desired outputs.

Now, in the same schematic, when I am placing another circuit block-B (a regenerative comparator), without even any connection between the two blocks A and B, the transient output of block-A is showing ringing/oscillations !


It seems so strange that without any interaction between A and B, the output of A is getting affected due to the mere presence of B in the sch! Can anyone please explain this phenomenon?

Is it something like the presence of B is causing the simulator to decipher the ringing in A, which went otherwise unseen?!?

  • Cancel
Parents
  • Frank Wiedmann
    Frank Wiedmann over 10 years ago

    I also think that different timestep sizes are the most likely reason for the different simulation results you are seeing. However, you also might want to check if you have accidentally created a connection by name between your blocks A and B by labeling wires with the same name.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Frank Wiedmann
    Frank Wiedmann over 10 years ago

    I also think that different timestep sizes are the most likely reason for the different simulation results you are seeing. However, you also might want to check if you have accidentally created a connection by name between your blocks A and B by labeling wires with the same name.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information