• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Connections between Bulk or gate and source for a PMOS

Stats

  • Locked Locked
  • Replies 10
  • Subscribers 125
  • Views 24906
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Connections between Bulk or gate and source for a PMOS

Leof
Leof over 10 years ago

Hi,

I am new to cadence. I have a doubt. generally in PMOS gate is connected to source. IN my case gate is connected directly to vdd, and the other side of gate is connected to the output. In other words, I do not have free pin  to connect to the source. We connect it to reduce body effect. I came to know that we connect to ground in this case.

I am here by sending the schematic. Could you let me know how do I connect to the source for the second transistor p1

Thank you

Regards

Leo

  • Cancel
Parents
  • Leof
    Leof over 10 years ago

    Both are the same devices. I think the second p1 is upside down as far as I noticed because I have to give the input to vdd so I rotated it. I didn't notice that this makes a huge difference. If the gate is directly connected to vdd, there is no need to connect gate to source? That is my question. If we could see both MP1 and MN0,MN1 gate is connected to source in case of pmos, gate is connected to ground in case of NMOS. So My question is, In case of p1, is there no need to connect gate to source?

    Regards

    Leo

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Leof
    Leof over 10 years ago

    Both are the same devices. I think the second p1 is upside down as far as I noticed because I have to give the input to vdd so I rotated it. I didn't notice that this makes a huge difference. If the gate is directly connected to vdd, there is no need to connect gate to source? That is my question. If we could see both MP1 and MN0,MN1 gate is connected to source in case of pmos, gate is connected to ground in case of NMOS. So My question is, In case of p1, is there no need to connect gate to source?

    Regards

    Leo

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information