Stats

  • Locked Locked
  • Replies 10
  • Subscribers 125
  • Views 24906
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Connections between Bulk or gate and source for a PMOS

Leof

Hi,

I am new to cadence. I have a doubt. generally in PMOS gate is connected to source. IN my case gate is connected directly to vdd, and the other side of gate is connected to the output. In other words, I do not have free pin  to connect to the source. We connect it to reduce body effect. I came to know that we connect to ground in this case.

I am here by sending the schematic. Could you let me know how do I connect to the source for the second transistor p1

Thank you

Regards

Leo

Parents

  • Sorry for the mistake. Generally bulk or body connection is connected either to source or ground. For MP1, bulk is connected to source or vdd. For MN0 and MN1, bulk is connected to ground or drain.

    In order to reduce body effect, we do this. In my case p1, is there no need to connect bulk and vdd?

    Thanks

Reply

  • Sorry for the mistake. Generally bulk or body connection is connected either to source or ground. For MP1, bulk is connected to source or vdd. For MN0 and MN1, bulk is connected to ground or drain.

    In order to reduce body effect, we do this. In my case p1, is there no need to connect bulk and vdd?

    Thanks

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.