• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. spectre says "The following branches form a loop of rigid...

Stats

  • Locked Locked
  • Replies 20
  • Subscribers 126
  • Views 24314
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

spectre says "The following branches form a loop of rigid branches "

eashwar g
eashwar g over 10 years ago

there is no connection to the particular node...which spectre is listing . i dont know why it keeps pointing out the error . please check this

Fatal error found by spectre during topology check.
    FATAL: The following branches form a loop of rigid branches (shorts) when added to the circuit:
        I16:w_position_flow (from state to 0)

but as per my circuit that connection is must .. so suggest possible solution


  • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 10 years ago

    I did not mean those pins. I was talking about the wire labels "data", "datab" and "mem" and the pin named "state".

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • eashwar g
    eashwar g over 10 years ago
    aww .. crap from this side ... thanks a hell .. its done now ., thanks again ... thank u very much
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • eashwar g
    eashwar g over 10 years ago
    but now i get this illegal bus reference number error Illegal bus reference - Can't tap "<db2>" from net "db1" i need to connect two pins to a same source say db1 and db2 to voltage bl ..so that depending on logic function either db1 or db2 will take the source
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Unknown said:
    but now i get this illegal bus reference number error Illegal bus reference - Can't tap "<db2>" from net "db1" i need to connect two pins to a same source say db1 and db2 to voltage bl ..so that depending on logic function either db1 or db2 will take the source

    Please can you read the forum guidelines. Your questions are rather assuming that we can see your design or read your mind...

    Kindest Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 10 years ago

    It's not really clear for me what you are trying to do; a schematic would be helpful. I also suggest that you study chapter 2 named "Understanding Connectivity and Naming Conventions" of the Virtuoso Schematic Editor L User Guide (also available at http://support.cadence.com/wps/mypoc/cos?uri=deeplinkmin:DocumentViewer;src=pubs;q=/comphelp/comphelp6.1.6/chap2.html).

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • eashwar g
    eashwar g over 10 years ago
    i was just mentioning ... sorry for this ., i didnt think that this would happen ., sorry for this again if we want to connect two buses(diffrent names) to a single source i was geting that error ., what are the possibilities to solve this error ., please suggest so that i can eliminate this error
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • eashwar g
    eashwar g over 10 years ago

    i have atached schematic below

    the db1,db2,db3 db4 as shown are connected to one node

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Unknown said:
    the db1,db2,db3 db4 as shown are connected to one node

    Since there are no labels visible on your picture, answering this is going to be rather hard...

    This might be about using the "patch" component (see the manuals that Frank mentioned), but I have no idea what you're trying to do.

    Maybe contacting customer support would be more efficient than sending partial bits of information back and forth.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • eashwar g
    eashwar g over 10 years ago

    i am reading the document .,meanwhile i have increased labels size ., check the schematic

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 10 years ago
    You can't give several different names to a single wire (without using some tricks, at least). Simply delete three of the four labels and your problem should be gone.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
<

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information