• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Layout XL: power router pt. 2

Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 15427
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Layout XL: power router pt. 2

PNadeau
PNadeau over 10 years ago

This is a second problem I have been having in the power router.  Has anyone encountered this before?

I'm trying to use the "Cell Rows" mode. I have placed some custom standard cells, set them as STDCELL in Edit -> Component Types, chosen a boundary and selected the GND net in the Navigator.

When I click run I get the following error: 

*WARNING*  No pins found on layer M1 for net GND.

The standard cells all have M1 pins on the ground and supply straps ("pin" purpose for both the pin and label).  I've also tried using the "drawing" purpose for the pin and "pin" purpose for the label, or both as "drawing" purpose, with no luck.

Perhaps I am using the tool incorrectly: If my cells are all exactly abutted, then the power and ground rows are connected across the cells already (power and ground straps built into the cell).  Ultimately I'm most interested in getting the "Via" mode of the power routing tool to route the vias from my power stripes (generated in the "Stripe" mode of the tool) down to the cell rows.  But the "Via" mode doesn't seem to recognize my custom cell rows because it is not inserting vias, hence why I tried the "Cell Rows" feature first, thinking it might only recognize rows generated by the tool....

IC 6.1.6.101, RHEL 6

Thanks in advance,

Phil

  • Cancel
Parents
  • ColinSutlieff
    ColinSutlieff over 10 years ago

    Hi Phil,

    it may be because you are using layout views.

    If you have used the abtract generator to generate correct abstract views you should not see the "no pins" message.

    If you are using layouts then you will need to extract.

    Now, I am not sure if the standard Virtuoso-XL extractor will be enough for the power router. So try this first.

     If not, you may need to open the stand-alone GUI (RIDE) and enter these commands:

    Click "Launch" ->Virtuoso Routing Development Environment.

    In the new window, enter:

    extract_net_connectivity -all
    proute_cell_row -nets {VSS! VDD!} -pin_layers Metal1 -row_end -power_only false   (for example)

    You may also need to run rteCreateCellRowsScheme (in Virtuoso), before running this command.

    Regarding the digital placer:

    I hope your PDK is setup to use this (probably not) but here are a few key things you need to do.

    If the standard cells are not identified by the placer you need to click Edit->component types

    If you see no component types defined, it means the PDK has not set it up.

    R.M.B Add component type. Give it any name you want (eg "my_stdcells")

    Select the cells that you know are standard cells and click  RMB "move cells" and move them to the standard cells category

    Click on your standard cell category and, at the bottom, define a component class of STDCELL. Then save everything

    and go back to the Virtuoso Window.

    Click place->custom digital->placement planning.

    Play around with the rows and rails tabs and click the "Calculate Rows" button.

    Check the CIW for any errors, correct, and try again. At the end you should see rows generated after clicking the calculate rows button.

    You then run the placer with the place->custom digital->placer command.

    Hopefully that's enough to get you started.

    Colin

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ColinSutlieff
    ColinSutlieff over 10 years ago

    Hi Phil,

    it may be because you are using layout views.

    If you have used the abtract generator to generate correct abstract views you should not see the "no pins" message.

    If you are using layouts then you will need to extract.

    Now, I am not sure if the standard Virtuoso-XL extractor will be enough for the power router. So try this first.

     If not, you may need to open the stand-alone GUI (RIDE) and enter these commands:

    Click "Launch" ->Virtuoso Routing Development Environment.

    In the new window, enter:

    extract_net_connectivity -all
    proute_cell_row -nets {VSS! VDD!} -pin_layers Metal1 -row_end -power_only false   (for example)

    You may also need to run rteCreateCellRowsScheme (in Virtuoso), before running this command.

    Regarding the digital placer:

    I hope your PDK is setup to use this (probably not) but here are a few key things you need to do.

    If the standard cells are not identified by the placer you need to click Edit->component types

    If you see no component types defined, it means the PDK has not set it up.

    R.M.B Add component type. Give it any name you want (eg "my_stdcells")

    Select the cells that you know are standard cells and click  RMB "move cells" and move them to the standard cells category

    Click on your standard cell category and, at the bottom, define a component class of STDCELL. Then save everything

    and go back to the Virtuoso Window.

    Click place->custom digital->placement planning.

    Play around with the rows and rails tabs and click the "Calculate Rows" button.

    Check the CIW for any errors, correct, and try again. At the end you should see rows generated after clicking the calculate rows button.

    You then run the placer with the place->custom digital->placer command.

    Hopefully that's enough to get you started.

    Colin

     

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information