• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Basic Verilog-A Question

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 14305
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Basic Verilog-A Question

Teem
Teem over 10 years ago

Hi,


    I am new to verilog-A. I wrote a simple verilog-A code and proceeded transient simulation in Cadence ADS. My code, transient simulation setting and results are as below. I cannot figure out why the output is incorrect. By the way, there is no warning or error during the simulation.

    Thank you for your kind advice.

Best regards,

1. Verilog-A code:

2. Testbench:

3. Transient simulation:

4. Incorrect output:

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    The above shows what it looked like for me in wavescan.

    I didn't run in ADE (that shouldn't matter, unless you've got some strange netlisting problem - which sharing your netlist should reveal), but instead used:

    `include "disciplines.vams"

    module testVlog(in,out);
    input in;
    output out;
    voltage in,out;

    analog begin
            V(out) <+ idt(V(in),0);
    end
    endmodule

    and then this spectre netlist (hand written):

    //
    V0 (n1 0) vsource dc=1
    I0 (n1 vout) testVlog

    ahdl_include "testVlog.va"

    tran tran stop=100

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    The above shows what it looked like for me in wavescan.

    I didn't run in ADE (that shouldn't matter, unless you've got some strange netlisting problem - which sharing your netlist should reveal), but instead used:

    `include "disciplines.vams"

    module testVlog(in,out);
    input in;
    output out;
    voltage in,out;

    analog begin
            V(out) <+ idt(V(in),0);
    end
    endmodule

    and then this spectre netlist (hand written):

    //
    V0 (n1 0) vsource dc=1
    I0 (n1 vout) testVlog

    ahdl_include "testVlog.va"

    tran tran stop=100

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information