• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Digital Pot: MOS as a logic switch

Stats

  • Locked Locked
  • Replies 5
  • Subscribers 125
  • Views 15516
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Digital Pot: MOS as a logic switch

ctayers
ctayers over 10 years ago

Virtuoso IC6.1.5.500.9

For a class I need to build a digital potentiometer.  To do this Ive seen schematics where a MOSFET is used as a logic gate.  I attached an image really similar to my schematic.  I can get the gate control wires to see VDD, but Im not sure that I know what MOS to use (virtuoso symbol, then simulate), or how to size it.   When I apply VH=10 VDC, I would think if it was working correctly you would see a corresponding voltage on VW that works as if a voltage divider was activated at the MOS that is turned "on".  However VW seems stuck at 0.5V or so.

Can anyone help please?

  • Cancel
Parents
  • ctayers
    ctayers over 10 years ago

    1. I tried your suggestion for the Potentiometer.  That works to increase device size and lower the input voltage to 100mV (probably I can reduce the device size now that I know what the problem was).

    2. Im testing VW at open circuit currently.  In the future I think we will use a buffer op amp (Which we design) to help with output impedance.

    3.  VL is grounded

    4.  Would you have a quick link to such an example of a transfer gate? Those would come in very useful to build relay-like switches.  Basically I want to be able to turn a solid-state switch on and off with another voltage signal.  My NMOS W=15u, L=6u currently.  AMI05 process.

    This has been very helpful!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • ctayers
    ctayers over 10 years ago

    1. I tried your suggestion for the Potentiometer.  That works to increase device size and lower the input voltage to 100mV (probably I can reduce the device size now that I know what the problem was).

    2. Im testing VW at open circuit currently.  In the future I think we will use a buffer op amp (Which we design) to help with output impedance.

    3.  VL is grounded

    4.  Would you have a quick link to such an example of a transfer gate? Those would come in very useful to build relay-like switches.  Basically I want to be able to turn a solid-state switch on and off with another voltage signal.  My NMOS W=15u, L=6u currently.  AMI05 process.

    This has been very helpful!

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information