• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to run LVS without v2lvs

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 15703
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to run LVS without v2lvs

Hypnus
Hypnus over 10 years ago

Hi,

I am designing a mixed signal circuit, while for the digital part I could run LVS directly using .v file from encounter with the standard cell cdl file, but for a mixed signal circuit, and I don't have v2lvs from calibre, we have only assura to run everything, how could I run the LVS......please give me some tips, please...

Thank you really much!
Bison

  • Cancel
Parents
  • Hypnus
    Hypnus over 10 years ago

    Hi Andrew,

    Thank you so much for your reply, I understand that assura could read verilog and cdl directly, that's how I run LVS for the digital part, but digital part only.

    Now I want to add some analog blocks to create the whole circuit, that means a whole netlist or cdl or something that I can take as the input of assura's lvs that includes both the information of digital and analog parts is needed.

    The digital part is a .v file from encounter, I can import it into cadence but could only as a functional block, nothing in it, or I could use the .v file as one of the input of Assura's LVS, could you tell me how can I generate the file that includes all the information? Or how could I set the LVS while adding inputs separately? Could you give me some guidance when you have time? I am also going to try to find some solutions in Assura's document.

    Thanks again,

    Bison

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Hypnus
    Hypnus over 10 years ago

    Hi Andrew,

    Thank you so much for your reply, I understand that assura could read verilog and cdl directly, that's how I run LVS for the digital part, but digital part only.

    Now I want to add some analog blocks to create the whole circuit, that means a whole netlist or cdl or something that I can take as the input of assura's lvs that includes both the information of digital and analog parts is needed.

    The digital part is a .v file from encounter, I can import it into cadence but could only as a functional block, nothing in it, or I could use the .v file as one of the input of Assura's LVS, could you tell me how can I generate the file that includes all the information? Or how could I set the LVS while adding inputs separately? Could you give me some guidance when you have time? I am also going to try to find some solutions in Assura's document.

    Thanks again,

    Bison

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information