• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to get the total area/length of a path with marknet...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 2378
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to get the total area/length of a path with marknet ?

gnamde
gnamde over 10 years ago

I am interested to get the effective area or length of the paths traced or highlighted by marknet function. If the path is highlighted by marknet option at the fullchip level, I need to get the complete length hierarchically, avoiding manual calculations.How can I get that?

Further if I can get area/length of atleast the individual traces of different Metal from point to point connecting through the hierarchically would be great.

My requirement is to match the length/ parasitics of multiple nets.  

  • Cancel
Parents
  • gnamde
    gnamde over 10 years ago
    I checked we do have license for EAD . How can I use it ? (Q1) > I could only able to use constraint manager to pass the constraints as a Max Cap/res to a net in schematic., but don't know how to cross-check that the constraint in layout is met !. Also this is a kind of electrical aware design while doing a layout. (Q2) >At present I am having an existing fullchip layout how can I use EAD tool for measuring point to point resistance ? ....-Thanks!
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • gnamde
    gnamde over 10 years ago
    I checked we do have license for EAD . How can I use it ? (Q1) > I could only able to use constraint manager to pass the constraints as a Max Cap/res to a net in schematic., but don't know how to cross-check that the constraint in layout is met !. Also this is a kind of electrical aware design while doing a layout. (Q2) >At present I am having an existing fullchip layout how can I use EAD tool for measuring point to point resistance ? ....-Thanks!
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information