• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Problems in running BSIMCMG108.0.0 FinFET Models in Cadence...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 13572
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problems in running BSIMCMG108.0.0 FinFET Models in Cadence Virtuoso

Manju bp
Manju bp over 10 years ago

Hi,

 I am new to FinFETs. I need to design circuit using 32nm FinFET. I have downloaded BSIMCMG108.0.0 Files and used in Cadence Virtuoso version IC6.1.5-64b.500.11.  While compiling I am stuck with the following errors. 

Error found by spectre during AHDL read-in.
ERROR (VACOMP-2065): "/home/bhuvana/cadence_DB/scratch/varal/cadence/cadence_ms_labs_613/BSIMCMG108/PFin_fet/veriloga/bsimcmg_body.include", near line 4564: Encountered ddx operator in a conditional (if-else) statement. ddx operator cannot appear in a conditional (if-else) statement. Correct the problem and try again.
ERROR (VACOMP-1816): Exiting AHDL compilation.
ERROR (SFE-91): Error when elaborating the instance bsimcmg. Simulation should be terminated.

Can anyone please help me solving this problem?

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 10 years ago

    Please use the community search - this has been answered several times before (or rather an alternative to using the Verilog-A)

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Manju bp
    Manju bp over 10 years ago

    Thank you for your reply. I have followed the links as you mentioned, but still I found the same errros.
    I have followed these steps. Whether the steps are correct?

    I have saved the BSIMCMG108.0.0 in the requied path.

    Created a new cell with Verilog A.

    It creates a black box with s,d,g,e pins.

    In tools , CDF->EDIT-> edited parameters-> Save.

    In ADE L , I attached model files modelcard.nmos and modelcard.pmos

    Then I compiled it again. I found the same errors again. 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information