Stats

  • Locked Locked
  • Replies 6
  • Subscribers 126
  • Views 20963
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

layout of MIMCAPS_MM capacitor in virtuoso 6.1.5

pratibhads2805

hello sir,

I want to know about the mimcaps_mm capacitor layout. what are  the upper and lower layers and how to connect them?

I'am attaching a snapshot of layout.

thank you sir in advance.

Parents

  • I've taken MIMCAPS_MM from UMC_18_CMOS, i forgot to mention it, sorry for that. I also want to know about the third terminal of RNNPO_MM from UMC_18_CMOS. I guess the third terminal is gnd, but when I'am connecting gnd to third terminal via metal1 it is showing welnotr_StampErrorFloat.

    Thank you sir for your reply.

Reply

  • I've taken MIMCAPS_MM from UMC_18_CMOS, i forgot to mention it, sorry for that. I also want to know about the third terminal of RNNPO_MM from UMC_18_CMOS. I guess the third terminal is gnd, but when I'am connecting gnd to third terminal via metal1 it is showing welnotr_StampErrorFloat.

    Thank you sir for your reply.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.