• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Regarding Cadence Virtuoso gpdk45nm technology spectre model...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15151
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding Cadence Virtuoso gpdk45nm technology spectre model file.

PS90
PS90 over 10 years ago

I am designing ampilfier circuit in cadence virtuoso using gpdk45nm technology spectre model file. I am finding difficulty in figuring out the exact mobility of either of pMOS or nMOS transistors. For example, in one of the geometrical model in file the mobility of pMOS is given as u0=0.02305+du0_p and for nMOS u0=0.01528+du0_n. In typical-typical standard process (given in file) the value for du0_p and du0_p is 0, which means that mobility of pMOS is greater than nMOS which is not possible. All the initial values of pMOS is greater than nMOS in all the geometrical models given in file. Mobility of holes can never be greater than electrons. So, how these mobility values are decided or there is another method to estimate the mobility values of nMOS and pMOS. Please reply soon.

  • Cancel
Parents
  • PS90
    PS90 over 10 years ago
    Thanks for the reply. But, i was asking about the mobility values given in the cadence virtuoso gpdk45nm technology file. Here in this file, the mobility of holes seems to be greater than mobility of electrons. Is this possible? Or there is some another method to look for/calculate mobility values in the gpdk45nm technology file. For designing circuits, mobility values are an important factor for deciding the aspect ratios and we find these values generally in technology files. We generally know hole mobility is less than electron mobility because of which for same current value pMOS aspect ratio is greater than nMOS aspect ratio.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • PS90
    PS90 over 10 years ago
    Thanks for the reply. But, i was asking about the mobility values given in the cadence virtuoso gpdk45nm technology file. Here in this file, the mobility of holes seems to be greater than mobility of electrons. Is this possible? Or there is some another method to look for/calculate mobility values in the gpdk45nm technology file. For designing circuits, mobility values are an important factor for deciding the aspect ratios and we find these values generally in technology files. We generally know hole mobility is less than electron mobility because of which for same current value pMOS aspect ratio is greater than nMOS aspect ratio.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information