Stats

Locked Locked
Replies 3
Subscribers 127
Views 16785
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Analog Layout Design

I have made an analog circuit in mosfet weak inversion region. The aspect ratio of many mosfets are like (W/L)=(0.4u/15u). During DRC run(in layout), the virtuoso gives errors "13A1: P+SD to NW tap spacing must be <=10um" and "13A3: N+SD to Psub tap spacing must be 10<=um", for almost all the mosfets. Please help for diagnosing this error.

Parents

HolmesS over 4 years ago

Can you please tell me how did you solve the errors? attaching my inverter design too.
Cancel
Vote Up 0 Vote Down

Cancel

Reply

HolmesS over 4 years ago

Can you please tell me how did you solve the errors? attaching my inverter design too.
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.