Stats

  • Locked Locked
  • Replies 24
  • Subscribers 126
  • Views 19681
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DCDC buck converter PSS/PSTB simulation for gain/phase margin check

william prince

I am newbie for spectreRF simulation. Anyone can help me check my simulation methodology correct or not? Thanks a lot.

I am going to run full schematic simulation (not veriloga model) 

Parents
  • Andrew Beckett

    Yes, because your switching frequency is an integer multiple (16) of the PSS fundamental. You can fit a whole number of cycles of 1.1MHz into a cycle of 68.750kHz, which enables it to do the Fourier analysis of a periodic waveform.

    Regards,

    Andrew.

Reply
  • Andrew Beckett

    Yes, because your switching frequency is an integer multiple (16) of the PSS fundamental. You can fit a whole number of cycles of 1.1MHz into a cycle of 68.750kHz, which enables it to do the Fourier analysis of a periodic waveform.

    Regards,

    Andrew.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.