• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. DCDC buck converter PSS/PSTB simulation for gain/phase margin...

Stats

  • Locked Locked
  • Replies 24
  • Subscribers 126
  • Views 19706
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

DCDC buck converter PSS/PSTB simulation for gain/phase margin check

william prince
william prince over 10 years ago

I am newbie for spectreRF simulation. Anyone can help me check my simulation methodology correct or not? Thanks a lot.

I am going to run full schematic simulation (not veriloga model) 

  • Cancel
Parents
  • william prince
    william prince over 10 years ago

    Thanks a lot for the information.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • william prince
    william prince over 10 years ago

    Thanks a lot for the information.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information