• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Warnings during generation of layout from source

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 124
  • Views 14700
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Warnings during generation of layout from source

Preethi P
Preethi P over 9 years ago

Hi,

I am designing a readout circuit using AMS hitkit v4.10, h35b4 technology. I am new to layouts. 

I was generating layout all from source when I noticed the following warnings:

INFO (LX-1063): Building the layout generation form...
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|MP0' because the instance master 'PRIMLIB/pmos4/layout' does not have a corresponding terminal 'B'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|MP1' because the instance master 'PRIMLIB/pmos4/layout' does not have a corresponding terminal 'B'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|MP2' because the instance master 'PRIMLIB/pmos4/layout' does not have a corresponding terminal 'B'.
*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|MP5' because the instance master 'PRIMLIB/pmos4/layout' does not have a corresponding terminal 'B'.
*WARNING* (LX-2006): There were errors or warnings during layout generation.
INFO (LX-1030): Run Connectivity - Check - Against Source for more details.
INFO (LCE-1006): Cellview 'PRIMLIB/nmos4/layout' is extracted using technology library 'TECH_H35B4' from the top level cellview and not its attached technology library 'TECH_H35B3'.
INFO (LCE-1006): Cellview 'PRIMLIB/nmosi120m/layout' is extracted using technology library 'TECH_H35B4' from the top level cellview and not its attached technology library 'TECH_H35B3'.
INFO (LCE-1006): Cellview 'PRIMLIB/pmos4/layout' is extracted using technology library 'TECH_H35B4' from the top level cellview and not its attached technology library 'TECH_H35B3'.
INFO (LCE-1006): Cellview 'PRIMLIB/cpoly/layout' is extracted using technology library 'TECH_H35B4' from the top level cellview and not its attached technology library 'TECH_H35B3'.

I did read a few other posts similar to this but could not really figure out a way that could remove these warnings (I tried viewing the cds.lib, but I was not quite sure what I would need to add or modify)

Any help will be appreciated.

Thanks!

  • Cancel
Parents
  • Preethi P
    Preethi P over 9 years ago

    Thanks. Will keep what you said in mind.

    Best,

    Preethi

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Preethi P
    Preethi P over 9 years ago

    Thanks. Will keep what you said in mind.

    Best,

    Preethi

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information