Stats

  • Locked Locked
  • Replies 6
  • Subscribers 126
  • Views 17571
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Regarding gpdk045 PDK and the SOI transistor simulation in cadence

Pasupathy KR

Dear All,

I have three queries :

1. The transistors that come in gpdk045 are bulk MOSFET  or SOI MOSFET?

2. Also what is meant by "inherited BULK" for eg. in this sentence "nmos1v_3 - 1.1 volt nominal Vt NMOS transistor with inherited BULK" . I saw this sentence in this doc :

Reference Manual
Generic 45nm
Salicide 1.0V/1.8V 1P 11M
Process Design Kit
and Rule Decks (PRD)
Revision 3.5
18/JULY/2011

3. Also I think BSIMSOI provided by BSIM group is for channel lengths more than 100nm only (since its equations are derived from BSIM3v3 ). So how to simulate SOI MOSFET in cadence for a nanoscale length say 45nm.

Kindly clarify.

Thanks and Regards,

Pasupathy K.R

Parents
  • Pasupathy KR

    Thank you very much for your reply Andrew.

    I have gone through the links reg. Leti-UTBSOI model. I requested them for the verilogA model. I will try it.

    Thanks,

    Pasupathy K.R

Reply
  • Pasupathy KR

    Thank you very much for your reply Andrew.

    I have gone through the links reg. Leti-UTBSOI model. I requested them for the verilogA model. I will try it.

    Thanks,

    Pasupathy K.R

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.