Stats

  • Locked Locked
  • Replies 4
  • Subscribers 126
  • Views 14186
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

M1 pins not getting extracted

lavgupta2

Hi everyone

I am doing a simple experiment by placing two parallel metal lines in the  layout view and trying to find the coupling between them like follows:  Since I am doing this in layout, and I don't have schematic to perform lvs, first I created a dummy spice file, used it to perform lvs and generate qrc data as in article 11691566 and then run qrc to extract the layout. 

The problem I am facing is that the extracted layout doesn't have any M1 pins. I created these pins to observe the coupling between signals applied across them. I have also made Vdd and gnd! lines and provided them with tap lines directly from my technology library. I am using virtuoso 6.1.6.101, assura 4.1.USR2 and QRC 14.1.2-s148 with IBM7RF technology. 

Edit: Does anybody know of a better way for simulating coupling across metal lines and then leveraging that coupler for circuit design in virtuoso? I thought of directly using rfTlinelib instead, but that library doesn't seem to have the layouts for devices. Also, I think I can't use coupledwires from cmrf7sf as I want to extend the coupled metal lines.

Thanks

Sincerely

Lav Gupta

Parents

  • Hi Quek

    Your advice worked! According to the rule deck, I should use M1 label for generating the pins though I was using M1 pins. However, there is still one weird thing. Now when I use vldbToCdl, I can only see:

    *.LDD

    Its probably because I am using dummy schematic while performing the lvs. But, when I check .erc file, I can see all the pins. And my extracted layout also has all those pins. Anyways, thanks for the help :-)

    Lav

Reply

  • Hi Quek

    Your advice worked! According to the rule deck, I should use M1 label for generating the pins though I was using M1 pins. However, there is still one weird thing. Now when I use vldbToCdl, I can only see:

    *.LDD

    Its probably because I am using dummy schematic while performing the lvs. But, when I check .erc file, I can see all the pins. And my extracted layout also has all those pins. Anyways, thanks for the help :-)

    Lav

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.