Stats

  • Locked Locked
  • Replies 4
  • Subscribers 124
  • Views 17408
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problems generating layout

rafaelon

Hi,

I am using Virtuoso sub-version  IC6.1.5.500.16.2. I have problems when I generate a layout from a schematic. In the layout, the cells appear: pcell Eval Failed.


CIW description is the following:

INFO (LX-1063): Building the layout generation form...

*WARNING* (LX-2002): Cannot create layout instance for schematic instance 'V0' because there is no layout master defined.

*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M3' because the instance master 'PRIMLIB_2113/ne3/layout' does not have a corresponding terminal 'B'.

*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M3' because the instance master 'PRIMLIB_2113/ne3/layout' does not have a corresponding terminal 'D'.

*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M3' because the instance master 'PRIMLIB_2113/ne3/layout' does not have a corresponding terminal 'G'.

*WARNING* (LX-2003): Cannot create instance terminal on layout instance '|M3' because the instance master 'PRIMLIB_2113/ne3/layout' does not have a corresponding terminal 'S'.

*WARNING* (LX-2006): There were errors or warnings during layout generation.

INFO (LX-1030): Run Connectivity - Check - Against Source for more details.

INFO (LCE-1006): Cellview 'PRIMLIB_2113/pe3/layout' is extracted using technology library 'TECH_XC018_2113' from the top level cellview and not its attached technology library 'cdsDefTechLib'.

INFO (LCE-1006): Cellview 'PRIMLIB_2113/ne3/layout' is extracted using technology library 'TECH_XC018_2113' from the top level cellview and not its attached technology library 'cdsDefTechLib'.

INFO (LCE-1009): The cell verifier found no violations.

Rafael,

Thanks

Parents

  • Something is a bit fishy with the attached technology library messages - it suggests that you have a library in the layout design which hasn't been attached to the right technology library. You can check that by going over the library name in the library manager and doing Right Mouse->Properties and seeing if techLibName is set - if you you can use Tools->Technology File Manager and attaching.

    Not sure if that's the real problem though.

    You probably need to contact the PDK provider to determine the PCell Eval Fail problem - nothing you listed above describes those errors.

    Regards,

    Andrew

Reply

  • Something is a bit fishy with the attached technology library messages - it suggests that you have a library in the layout design which hasn't been attached to the right technology library. You can check that by going over the library name in the library manager and doing Right Mouse->Properties and seeing if techLibName is set - if you you can use Tools->Technology File Manager and attaching.

    Not sure if that's the real problem though.

    You probably need to contact the PDK provider to determine the PCell Eval Fail problem - nothing you listed above describes those errors.

    Regards,

    Andrew

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.