Stats

  • Locked Locked
  • Replies 6
  • Subscribers 127
  • Views 18909
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How can I generate schematic of standard cell using standard cell library data given by foundry in Virtuoso?

ADITYA56

I have done the following steps

1. I have created layout using gds and lef file from standard cell library using virtuoso by importing lef and gds.

2.I have also created symbol using cds.lib by assigning data from standard cell library

But now I want to generate schematic for timing simulation in virtuoso . 

  • Assuming that you have a SPICE or CDL netlist for the standard cell library, you could use File->Import->SPICE to do this.

    Regards,

    Andrew.

  • Using CDL netlist for the standard cell library, and using  File->Import->SPICE ,
    We got error message as shown in snapshot .

    ERROR (SPICEIN-24): Spice In did not find the symbol view of the master cell 'nfet' of the instance
    'MN15' in the subcircuit 'AD42M2RA'. Specify the reference library that has the symbol
    view of the master cell, or use device-mapping to map 'nfet' to a different
    cell.

    We have also added symbol library as a reference library.

  • I'm assuming you have a PDK with the transistor symbols and so on? If so, you'll need to set up the device mapping (you can do this on the SPICE in form) to map the model names (or subtype names if it's a CDL netlist) to the appropriate PDK device. Because there's no mapping, it's looking for a generic "nfet" device, which is failing - so you need to provide the correct mapping.

    Regards,

    Andrew.

  • Dear Sir,Could you please elaborate the procedure to create a device map file ? Or is it that it directly comes in the foundry data? Or do we need to create it manually ? If manual then whats the procedure to do so ?

  • I doubt the foundry data will include a device mapping file, but it's easy to create through the Device Map tab on the SPICE in form. For more details, hit the "Help" button at the bottom of the SPICE in form.

    Regards,

    Andrew.

  • in reply to Andrew Beckett

    Example:

    devSelect := nfet nmos2v
    propMatch := subtype N
    devSelect := pfet pmos2v
    propMatch := subtype P

    You may refer more by clicking the "Help" button at the bottom of the form.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.