• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Using a DC operating point as parameter

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15400
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Using a DC operating point as parameter

Ron M
Ron M over 9 years ago

Hi,

Just wondered if there is an easy solution to this that does not involve using skill/ocean.

We are running a DC analysis and would like to use a transistor operating point (in our case 'gm') as a parameter to next AC/RF analyses.

In the past we designer just ran a DC in certain condition (PVT/mode) and set the value manually assuming it will be good enough for all other conditions.

Now, we are more sensitive to this parameter and would like to set it up separately for each condition.

Did someone do something like that? Do you an idea how to do it?

Thanks,

Ronen

  • Cancel
Parents
  • Ron M
    Ron M over 9 years ago

    Hi Andrew,

    Let me elaborate:

    Next to a transistor, we have an additional model that includes a resistor. This resistor resistance is defined as a function of the transistor gm at DC.

    Currently the designer is running a single DC analysis in ADE, displays the gm and set the resistor accordingly. This resistor is used afterwards for all analyses.

    In our current methodology the designer uses the same resistor for all PVTS/modes (for example when running in ADEXL).

    This is not accurate enough for our next project. We would like to find a way to update this resistor before each PVT/mode.

    BR,

    Ronen

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Ron M
    Ron M over 9 years ago

    Hi Andrew,

    Let me elaborate:

    Next to a transistor, we have an additional model that includes a resistor. This resistor resistance is defined as a function of the transistor gm at DC.

    Currently the designer is running a single DC analysis in ADE, displays the gm and set the resistor accordingly. This resistor is used afterwards for all analyses.

    In our current methodology the designer uses the same resistor for all PVTS/modes (for example when running in ADEXL).

    This is not accurate enough for our next project. We would like to find a way to update this resistor before each PVT/mode.

    BR,

    Ronen

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information