Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 13736
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Is there a way to exclude parasitic capacitances of a MOS in BSIM model?

BaaB

Is there a way to exclude parasitic capacitances of a MOS in BSIM model?

For example, I run TSMC18 with MOS BSIM3v3. How can I set all or some of parasitic capacitances such as Cgs, Cgd,... to zero?

Thank you.

Parents
  • Andrew Beckett

    I don't see customers in the real world trying to debug circuit problems by editing model parameters - usually those models are so complex, it's not feasible. Plus they are always wary of the risk of simulating with non-qualified models by mistake.

Reply
  • Andrew Beckett

    I don't see customers in the real world trying to debug circuit problems by editing model parameters - usually those models are so complex, it's not feasible. Plus they are always wary of the risk of simulating with non-qualified models by mistake.

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.