• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Cadence layout suite XL - some overlap regions get highlighted...

Stats

  • Locked Locked
  • Replies 8
  • Subscribers 126
  • Views 4593
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cadence layout suite XL - some overlap regions get highlighted in yellow

jdp721
jdp721 over 8 years ago

Hi.


While drawing various layers in Cadence layout suite XL, occasionally, some regions where 2 or more layers overlap get automatically highlighted in yellow! (please see attached scrrenshot)

The significance of this highlighting is not quite comprehensible (also these aren't related to DRC errors).

Is there any way to disable this feature?

Thanks.


  • Cancel
Parents
  • jdp721
    jdp721 over 8 years ago

    Hi Marc,

    I understand that it's hard to debug without having full information.

    I am providing two screenshots of the Annotation Browser messages, with zoomed version of corresponding layout region (showing the highlighted region).

    This is layout of an analog circuit, having common centroid fingers; I think that Virtuoso is somehow not able to correlate which finger corresponds to which MOS, with respect to the schematic.

    This is evident from Property editor assistant - it is showing different net names for overlapping same layers (meant to be the same net) - hence the apparent "short":

    Property Editor Assistant

    (FYI, I am using Calibre for LVS.)

    Can these warnings of shorts highlighted by Virtuoso be neglected here?

    Annotaion Browser
    Annotaion Browser
    Annotaion Browser
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • jdp721
    jdp721 over 8 years ago

    Hi Marc,

    I understand that it's hard to debug without having full information.

    I am providing two screenshots of the Annotation Browser messages, with zoomed version of corresponding layout region (showing the highlighted region).

    This is layout of an analog circuit, having common centroid fingers; I think that Virtuoso is somehow not able to correlate which finger corresponds to which MOS, with respect to the schematic.

    This is evident from Property editor assistant - it is showing different net names for overlapping same layers (meant to be the same net) - hence the apparent "short":

    Property Editor Assistant

    (FYI, I am using Calibre for LVS.)

    Can these warnings of shorts highlighted by Virtuoso be neglected here?

    Annotaion Browser
    Annotaion Browser
    Annotaion Browser
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information