• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. probe different point on power nets in av_extracted vie...

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 14037
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

probe different point on power nets in av_extracted view

primemath
primemath over 8 years ago

Hi,
In my design there are multiple hierarchy and i have done the av_extraction at the top level now i want to power net at the lowest level but i am not able to do so can you pls guide me on how to do so.
I am using  virtuoso 6.1.6-64b for av_extraction and ultrasim 2016 for simulations.
Regards,
Priyankar

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    Priyankar,

    The simplest way to do it is to probe the nets in the same way you would normally, but instead of descending into the av_extracted view, go into the corresponding schematic view. If you click near the pin of a device (not on the pin, as that will probe the current) on the power net you're interested in, it will then allow you to plot the power net where that device connects to it. Alternatively, you can also click on the nets in the extracted view, but that's sometimes quite hard (and depends on whether the extraction points are selectable). You could use the navigator in the extracted view to do this though (I think - although that might depend on using a recent enough version).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • primemath
    primemath over 8 years ago
    Andrew,
    I have done the av_extraction of my chip now when i am simulating it using ultrasim and trying to probe that vdd net (**:VDD) connected to transistor source i am observing it as an ideal supply (no droop) observed. So i wanted to know what is the right way to do the "power net" extraction and how to probe the power net close to the source of the transistor.

    Regards,
    Priyankar
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information