• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. ahdlLib opamp model vref pin

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 126
  • Views 26149
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

ahdlLib opamp model vref pin

olalivier
olalivier over 8 years ago
Hi there, I try to use the opamp model from ahdlLib but there's a few point about the model I don't understand... 1. what are ibias and iin_max parameters ? 2. Is vsoft used for output clipping ? Concerning the pins, I really don't understand the point of vref...? I can't find a decent doc about the model and the code does not provide explanations... Can you please help me on this one and if needed tell me which other opamp with a slew rate limited output i can use. Thnak you very much. Olivier
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    The models are pretty old and from the early days of the SpectreHDL and then VerilogA standard. Some quick answers:

    1. ibias appears to be effectively a current drawn from the input pins to the reference node vref (which sets the common-mode reference for the output signal, mainly). iin_max is the maximum current the output stage can deliver (I think, from a quick glance) which is part of the slew limiting.
    2. vsoft is the voltage difference from the supplies that the output is soft-clipped to (actually it's fairly obvious from looking at the code).

    You might also want to try running the "modelwriter" tool (from the command line; although this is obsoleted too) which allows you to build an opamp model (with lots of comments) with whatever features you want. There are some other opamp models in bmslib (shipped in the same location as ahdlLib).

    Regards,

    Andrew.

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 8 years ago

    The models are pretty old and from the early days of the SpectreHDL and then VerilogA standard. Some quick answers:

    1. ibias appears to be effectively a current drawn from the input pins to the reference node vref (which sets the common-mode reference for the output signal, mainly). iin_max is the maximum current the output stage can deliver (I think, from a quick glance) which is part of the slew limiting.
    2. vsoft is the voltage difference from the supplies that the output is soft-clipped to (actually it's fairly obvious from looking at the code).

    You might also want to try running the "modelwriter" tool (from the command line; although this is obsoleted too) which allows you to build an opamp model (with lots of comments) with whatever features you want. There are some other opamp models in bmslib (shipped in the same location as ahdlLib).

    Regards,

    Andrew.

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information