Stats

  • Locked Locked
  • Replies 2
  • Subscribers 127
  • Views 13789
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Extracted Netlist Simulation Speedup?

MMueller

Hi,

I have a config view with verilog on top and an av_extracted view as an instance in it. I am using the UNL flow out of ADE Assembler (using newest tool versions).

The av_extracted cellview is about 200MB in library manager...and the "netlisting" (the time when simulation is started from ADE until irun is called) takes about 7 hours!

When i netlist only the av_extracted with ADE L (not using UNL) it takes about 10 seconds...Is there a possibility to speed up the "netlisting" of the extraced view from ADE Assembler in UNL flow? What happens during this time?!

I am already using

envSetVal("adexl.test" "checkForNewCellviewVarsUponRun" 'cyclic "No")  
envSetVal("adexl.test" "checkForUnsavedViewsUponRun" 'boolean nil)
envSetVal("adexl.gui" "disableConstraintsRead" 'boolean t)

as suggested....

Best regards,

Markus

Parents
  • ychang

    Hi, Markus,

    I also have the same issue, it seems only one core can be used during netlist.

    Best Regards,

    Ychang

Reply
  • ychang

    Hi, Markus,

    I also have the same issue, it seems only one core can be used during netlist.

    Best Regards,

    Ychang

Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.