Stats

  • Locked Locked
  • Replies 4
  • Subscribers 128
  • Views 18044
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Creating a symbol from a .scs file

samer1

I have a veriglog A model for a device. Earlier, I used to create a symbol from the verilogA model directly and all values preceded by "parameter" in the code would show directly in the CDF list of the symbol.

Now, I have an scs file that includes the verilogA model in it. I want to be able to create a symbol for that scs file and be able to include the scs file from ADL (model setup)?

I tried to use one of the devices in the analogLib "nmos" and include my scs file name in the CDF list but did not work as intended. 

Can someone help with that?

Thanks

Parents Reply Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.