• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Creating a symbol from a .scs file

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 128
  • Views 18044
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Creating a symbol from a .scs file

samer1
samer1 over 8 years ago

I have a veriglog A model for a device. Earlier, I used to create a symbol from the verilogA model directly and all values preceded by "parameter" in the code would show directly in the CDF list of the symbol.

Now, I have an scs file that includes the verilogA model in it. I want to be able to create a symbol for that scs file and be able to include the scs file from ADL (model setup)?

I tried to use one of the devices in the analogLib "nmos" and include my scs file name in the CDF list but did not work as intended. 

Can someone help with that?

Thanks

  • Cancel
Parents
  • ghota3
    ghota3 over 7 years ago

    Hi Sherif and Quek,

     My spectre model file for which I am creating the symbol view that includes a veriloga model.

    I followed the steps as Quek said. But I can't know how to include my veriloga file into the model.

    When I tried to directly link the veriloga file in Setup-> Model libraries, but there were errors.

    Can you help me with that?

    Thank You.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 7 years ago in reply to ghota3

    If you're including a model file in Spectre syntax (e.g. myModels.scs) make sure that file has a line:

    ahdl_include "/path/to/the/veriloga.va"

    in it. There's no explicit include for VerilogA in ADE - typically VerilogA models are either created as views inside Virtuoso (in which case the netlister will add the ahdl_include statements), or via ahdl_include statements in an included spectre model file.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 7 years ago in reply to ghota3

    If you're including a model file in Spectre syntax (e.g. myModels.scs) make sure that file has a line:

    ahdl_include "/path/to/the/veriloga.va"

    in it. There's no explicit include for VerilogA in ADE - typically VerilogA models are either created as views inside Virtuoso (in which case the netlister will add the ahdl_include statements), or via ahdl_include statements in an included spectre model file.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information