• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. problem simulating a sub-circuit (spectre model) with a...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15342
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

problem simulating a sub-circuit (spectre model) with ade

asetji
asetji over 8 years ago

Hello,

I have a spectre model for a layout only component (no netlist) and I want to simulate it along with my rest of the circuit.

I followed the guidelines in "https://community.cadence.com/cadence_blogs_8/b/rf/archive/2009/01/07/tip-of-the-week-how-to-simulate-a-subcircuit-netlist-with-spectre-in-ade"

in which i created a symbol, copied the symbol view to spectre view and modified the cdf for the block/sub-circuit.

Now, when I instantiate the block in my testbench where it is connected to other blocks and components from analogLib, the simulation fails at the netlist level with the following error

Begin Incremental Netlisting Sep  5 15:39:23 2017
*Error* eval: unbound variable - simVerilogFlattenBuses
End netlisting Sep  5 15:39:23 2017
ERROR (OSSHNL-514): Netlist generation failed because of the errors reported above. The netlist might not have been generated at all, or the generated netlist could be corrupt. Fix the reported errors and regenerate the netlist.
      ...unsuccessful.

However, if i remove all the other components except the block from my testbench then simulation passes, ofcourse the simulation itself is meaningless but aleast it generates the netlist with my component displayed as below

I2 (net3 net2 net01) test_bp

Can someone shed some light on what I am doing wrong?

Thanks

BR

  • Cancel
Parents
  • asetji
    asetji over 8 years ago
    thanks. I will first confirm with my supervisor before posting on support.
    One thing I did notice was that after getting the above mentioned error, even my normal test benches which had nothing to do with the subcircuit started giving the same error and I had to eventually restart virtuoso. I haven't tested my original sub circuit after restarting though.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • asetji
    asetji over 8 years ago
    thanks. I will first confirm with my supervisor before posting on support.
    One thing I did notice was that after getting the above mentioned error, even my normal test benches which had nothing to do with the subcircuit started giving the same error and I had to eventually restart virtuoso. I haven't tested my original sub circuit after restarting though.
    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information