Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 1200
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Noise Simulation of DAC+VCO

Nitesh Tripathi

Hi all,

I have to do noise simulation of DAC+VCO. So I am doing Pss-Pnoise simulation. For DAC, there is witch capacitor circuit, and input of the DAC are clock signal and trim bit (according to which DAC output voltage get set). According to the DAC output voltage VCO gives a output frequency. I am confused how to do the noise simulation of this schematic and what should be the setting in the Pss-Pnoise simulation. Any lead will be appreciated. Thanks in advance.

Parents
  • Nitesh Tripathi
    Hi all,
    This problem has been solved.
Reply
  • Nitesh Tripathi
    Hi all,
    This problem has been solved.
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.