• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. PSTB loop-gain Phase-plot : error at lower frequency

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 127
  • Views 16941
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PSTB loop-gain Phase-plot : error at lower frequency

jdp721
jdp721 over 7 years ago

Hi.

I am simulating the common-mode loop gain of common-mode feedback loop of a fully differential amplifier, through PSS/PSTB analysis (using "diffstbprobe").

But, the phase-plot obtained shows a low-freq (dc) phase of 0° (instead of 180°) !

Please see the attached screenshot - the left half phase plot is as expected (obtained from another circuit), but the right half plot seems erroneous at low frequencies as I stated above!

I am using: PSS errpreset=conservative, and reltol=1e-5, vabstol=3e-8, iabstol=1e-13.

Can you please suggest a way to obtain the actual phase plot profile from the PSTB.

PSTB plots

Thanks!

  • Cancel
Parents
  • Frank Wiedmann
    Frank Wiedmann over 7 years ago

    Your case might be similar to the one discussed at http://www.designers-guide.org/Forum/YaBB.pl?num=1294178255

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • jdp721
    jdp721 over 7 years ago in reply to Frank Wiedmann

    THANK YOU Frank for pointing to the relevant thread... Slight smile

    But, I am not able to locate any asymmetry in my differential circuit, as this is at schematic level, and with only single f/b loop (the CMFB loop that's having the diffstbprobe).

    Circuit is having a folded cascode amplifier followed by source-follower (in differential open-loop config), and the peculiar dc phase of 0° is coming when I am using n-MOS source-follower in place of p_MOS source-follower!

    Can it be because of testing in open loop config?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Frank Wiedmann
    Frank Wiedmann over 7 years ago in reply to jdp721

    Without a detailed examination of your circuit, it's difficult to say what exactly is causing this behavior in your case. However, as discussed in the thread, it probably does not indicate a stability problem (and the thread also explains how to confirm this).

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Frank Wiedmann
    Frank Wiedmann over 7 years ago in reply to jdp721

    Without a detailed examination of your circuit, it's difficult to say what exactly is causing this behavior in your case. However, as discussed in the thread, it probably does not indicate a stability problem (and the thread also explains how to confirm this).

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • jdp721
    jdp721 over 7 years ago in reply to Frank Wiedmann

    Okay...thanks Frank once again.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information