• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. probing signal in av_extracted_RC

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 13334
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

probing signal in av_extracted_RC

HansB
HansB over 7 years ago

Hello,

I'm trying to probe some internal signal nodes of an RC extracted circuit, searching for root cause of a DC  offset.

The simulation is a simple dcOp from ADE-L on a test bench defined by hierarchy editor.

Results-->Print-->DC node voltages  will indeed print the voltage on any node but only as long as that node coincides with a pin.

Any of the other intermediate nodes (separated by presistors)  are selectable and get highlighted but only produce a question mark.

Also the result browser does not get me any further.

I'm sure the simulator computed the all the internal node voltages, but how get them out? 

I tried Outputs-->Save All-->Select signals to output(save)="all" and various settings for "subcktprobelvl"

Also in QRC played with net_name_space = "SCHEMATIC" iso "LAYOUT". Does not make any difference.

Cadence-ic-/06.17.717.

groet

Hans

  • Cancel
  • Quek
    Quek over 7 years ago

    Hi Hans

    Perhaps out-of-context probing is what  you need:

    a. Create config view which uses the extracted view
    b. Simulate using schematic linked to config view
    c. From top level schematic, descend into lower level schematic. You should see "Out of context" in the title bar of the window
    d. Do any probing


    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • HansB
    HansB over 7 years ago in reply to Quek

    Hi Quek,

    Thank you for the suggestion.

    What do you mean exactly with step b) ?

    I'm simulating a config view with the RC extracted circuit I want to probe, I don't see how I can replace that with schematic (if that is what you suggest) as the schematic does not contain the extracted parasitic R's that create some of the nodes I need to probe?

    groet

    Hans

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Quek
    Quek over 7 years ago in reply to HansB

    Hi Hans  

    For step "b", I meant doing the simulation using a config view. I should written "extracted view linked to config view". You are trying to probe the voltage/current of the parasitic resistors. This cannot be done by the out-of-context probing which only probes RLCK values. The results browser should actually have the info. E.g.

    Rj1 (IN \8\:IN) resistor r=0.9789 l=1.305e-06 w=8e-08 tc1=0 tc2=0 c=0

    The node voltage for parasitic res Rj1 can be found in the results browser. Is your results browser not showing the info?


    Best regards
    Quek





    Best regards
    Quek

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information