• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Reliability simulation takes huge memory

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 124
  • Views 13769
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Reliability simulation takes huge memory

Nasser Arif
Nasser Arif over 6 years ago

Hi ,

We are running aging simulation with post layout netlist, and needs consume lot of memory(100GB) and hitting the queue limitation, I know that tools is saving lot of drain current for aging model generation.

I am trying to optimize the memory consumption, we are saving the voltage by probe statement

.PROBE V(ABC)

I am thinking to change it as

save ABC

will it affect memory consumption.? as probe will insert some probe instance

or if you can suggest anything to try.

Thanks,

Nasser

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    Hi Nasser,

    I've not come across such behaviour before, so I suggest you contact customer support. I doubt this has anything to do with the probe (and I can't see why save would make it any better). Most likely the challenge is that the aging approach will need to create an updated aged model for each instance, and so you lose the benefits of model sharing and the memory consumption increases as a result of that. However, this is just a guess, and it would be better to work with customer support so that we can get more details of the precise nature of your circuit and simulation.

    Kind Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Nasser Arif
    Nasser Arif over 6 years ago in reply to Andrew Beckett

    Thanks Andrew, Sure will conatct CDNS support for further help.

    Regarding save and PROBE statement, so far my understating is ,in probe statement tool insert some probe element, but not sure if "save" works in the same way.

    Please correct me if my understanding is wrong.

    Thanks,

    Nasser

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago in reply to Nasser Arif

    Hi Nasser,

    As far as I know, .probe doesn't insert any element in the circuit. Even if it did, I doubt it would have significant impact on the memory usage of the simulation.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Nasser Arif
    Nasser Arif over 6 years ago in reply to Andrew Beckett

    Thanks Andrew for correcting me.

    Regards,

    Nasser 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Nasser Arif
    Nasser Arif over 6 years ago in reply to Andrew Beckett

    Thanks Andrew for correcting me.

    Regards,

    Nasser 

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information