• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Simulation for Ferroelectric Capacitor (Based on VerilogA...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 15224
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Simulation for Ferroelectric Capacitor (Based on VerilogA model) for C-V curve

Piash
Piash over 6 years ago

Hi,
I have created a Ferroelectric Varactor model using VerilogA. Now, I wan to simulate the C-V curve. I have added a voltage source with the varactor with AC magnitude of 1. Now for ac analysis, I swept across dc voltage along which I want to plot the capacitance. I have selected current to be plotted of my device. Now how can I convert it to capacitance? At what frequency should i put for analysis frequency poit? Can anyone help to setup in ADE to simulate C-V curve?

I am using Cadence Virtuoso with spectre simulator.
Version: ICADV12.3-64b.500.21

I have attached my ADE and testbench screenshot.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    The same question has been asked (presumably by you, since the pictures look rather similar) and are being answered over on the Designer's Guide forum - here: http://www.designers-guide.org/Forum/YaBB.pl?num=1543487056 

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 6 years ago

    The same question has been asked (presumably by you, since the pictures look rather similar) and are being answered over on the Designer's Guide forum - here: http://www.designers-guide.org/Forum/YaBB.pl?num=1543487056 

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Piash
    Piash over 6 years ago in reply to Andrew Beckett

    Yeah... I found out the problem it was in my verilogA code of unit conversion problem which was stupid to find out. But anyway, I figured it out Thanks. Should I delete the post here?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 6 years ago in reply to Piash
    Piash said:
    Should I delete the post here?

    No - best to leave it in case anyone else has a related issue or is interested - they can then follow the links over to the Designer's Guide site.

    Regards,

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information