Stats

  • Locked Locked
  • Replies 6
  • Subscribers 125
  • Views 2902
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Remove design variable "(name=value)" pairs in ViVA waveform names

MatthewLove

When I plot waveforms in ViVA, sometimes variables are included next to the waveform names in brackets.

Is there a way to disable this?

It makes the waveform name excessively long.

I've included an example below.

Parents
  • Andrew Beckett

    How are you plotting the waveform? Which IC subversion are you using? I'd like to reproduce this first to make sure that I'm reproducing exactly what you're seeing.

    Andrew.

  • MatthewLove
    in reply to Andrew Beckett

    Hi Andrew,

    Thanks for the reply.

    I'm on 6.1.7-64b.

    To recreate the issue I did the following steps:

    • I made a circuit with an ideal capacitor C (from analogLib) in series between two ports (image #1 below).
    • In ADE Explorer, I set up an S-parameter simulation from 1G to 10G with C=1 pF (image #2).
      • Everything else was left default.
    • The results (S11, S22, S21) are plotted in ViVA
      • The variable C is not printed next to the waveform name.
    • I then swept C from 1 pF to 2 pF and plotted the results.
      • Each wave is on a separate graph in ViVA (image #3).
    • I changed C back to a static value of 1 pF and repeated the simulation.
    • C is now printed next to each S-parameter result (image #4 below)

    Regards,

    Matthew

  • Andrew Beckett
    in reply to MatthewLove

    You didn't mention the subversion (you just specified the major version - which IC617 hotfix is it? Help->About will tell you).

    I don't see this behaviour (I repeated your steps) in IC617 ISR22 (IC6.1.7-64b.500.22).

    Regards,

    Andrew

Reply
  • Andrew Beckett
    in reply to MatthewLove

    You didn't mention the subversion (you just specified the major version - which IC617 hotfix is it? Help->About will tell you).

    I don't see this behaviour (I repeated your steps) in IC617 ISR22 (IC6.1.7-64b.500.22).

    Regards,

    Andrew

Children
  • MatthewLove
    in reply to Andrew Beckett

    IC6.1.7-64b.500.4

    Thanks for looking into it anyway.

  • Andrew Beckett
    in reply to MatthewLove

    I see the same problem with that sub-version. I'd suggest moving to a newer subversion since that was definitely in the early days of Explorer/Assembler and there have been a lot of improvements since then.

    Regards,

    Andrew.

  • MatthewLove
    in reply to Andrew Beckett

    Thanks Andrew. That's good to know.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.