• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. spectre save restart

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 126
  • Views 17480
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

spectre save restart

nnlt
nnlt over 6 years ago

hi,AE

I want to restart a tran simulation base on another tran simulation.  In the first tran simulation, I have set the savetime and savefile but I don‘t know how to restart the second simulation basse on the first simulation with the savefile?

Thanks.

  • Cancel
Parents
  • CADcasualty
    CADcasualty over 6 years ago

    I'm hopeful this thread isn't too old to tack onto - I think my addition is relevant. The circuit I'm simulating contains an analog timer function that times out various states (e.g. end of power-up, auto-zero, acquire Vin etc.). The various timer times and durations are obviously subject to all the usual PVT variations. Is there a way to save state when such a timer event occurs? A possible example might be that a timer generated auto-zero pulse triggers a Verilog model that contains a directive like:

    $finish_current_analysis(0)

    after which a savestate could hopefully occur in my Ocean script. 

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Reply
  • CADcasualty
    CADcasualty over 6 years ago

    I'm hopeful this thread isn't too old to tack onto - I think my addition is relevant. The circuit I'm simulating contains an analog timer function that times out various states (e.g. end of power-up, auto-zero, acquire Vin etc.). The various timer times and durations are obviously subject to all the usual PVT variations. Is there a way to save state when such a timer event occurs? A possible example might be that a timer generated auto-zero pulse triggers a Verilog model that contains a directive like:

    $finish_current_analysis(0)

    after which a savestate could hopefully occur in my Ocean script. 

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information