• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Pad and Pad Frame

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 16176
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Pad and Pad Frame

jyoti kandpal
jyoti kandpal over 5 years ago

can anyone tell how to make pad and pad frame in gpdk 90 nm technology?, and what is the tolerance level for any circuit after post-layout simulation?

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    I don't understand your questions (what do you mean by "make pad and pad frame"? I also don't understand what the second question is related to either).

    You're far more likely to get answers to questions if they are clear and provide enough context.

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • jyoti kandpal
    jyoti kandpal over 5 years ago in reply to Andrew Beckett

    Hello sir, sir, my first question is that I tried to make pad in gpdk 90nm but when I saw in the LSW window there is no pad layer so i ask how to draw pad and pad frame.
    and my second question is how much difference is acceptable between pre-layout and post-layout simulation value? I got a 13% difference between inverter pre-layout and post-layout values. Is this acceptable or not?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • jyoti kandpal
    jyoti kandpal over 5 years ago in reply to Andrew Beckett

    Hello sir, sir, my first question is that I tried to make pad in gpdk 90nm but when I saw in the LSW window there is no pad layer so i ask how to draw pad and pad frame.
    and my second question is how much difference is acceptable between pre-layout and post-layout simulation value? I got a 13% difference between inverter pre-layout and post-layout values. Is this acceptable or not?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Andrew Beckett
    Andrew Beckett over 5 years ago in reply to jyoti kandpal

    There's a layer called "Bondpad" - if that's what you mean. You may be better off using gpdk45 from http://pdk.cadence.com as this also has a standard cell and IO library and so that may be a better source to find pads (not sure what you mean by "pad frame").

    As for the difference between pre-layout and post-layout, that will depend on the design, how good your layout is, and what is acceptable to you. I can't tell you what is acceptable to you, since I don't know!

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information