• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How to add mismatch to Monte Carlo design variables?

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 15048
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How to add mismatch to Monte Carlo design variables?

Hubertastra
Hubertastra over 5 years ago

Hi,

I would like to run a monte carlo simulation with design variables in ADE-XL. I read one useful previous question in the forum:

https://community.cadence.com/cadence_technology_forums/f/custom-ic-design/38316/monte-carlo-design-variables.

But I found it can only work for process variation. My question is how to add mismatch variation in the spectre model to allow mismatch Monte Carlo simulation on design variable or any other way to do that.

Thank you,

Yang

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    Hi Yang,

    In general, to model mismatch, you need to have the component inside a subckt (often done with an inline subckt). See https://designers-guide.org/modeling/montecarlo.pdf . There is another way, which is to add an option (in ADE, under Simulation->Options->Analog, in the miscellaneous tab, in the Additional Arguments field (I think that's what it's called from memory) at the bottom - you can type mismatchlevel=1 . The downside of this approach is that it may cause mismatch models from a foundry to misbehave (in some cases) if they are using the traditional way of handling mismatch as described in the PDF I pointed you to.

    BTW, I deleted your other post asking the same thing on an old thread (the forum guidelines ask you not to post on old threads or ask the same question more than once, so I thought it best to consolidate on this thread).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 5 years ago

    Hi Yang,

    In general, to model mismatch, you need to have the component inside a subckt (often done with an inline subckt). See https://designers-guide.org/modeling/montecarlo.pdf . There is another way, which is to add an option (in ADE, under Simulation->Options->Analog, in the miscellaneous tab, in the Additional Arguments field (I think that's what it's called from memory) at the bottom - you can type mismatchlevel=1 . The downside of this approach is that it may cause mismatch models from a foundry to misbehave (in some cases) if they are using the traditional way of handling mismatch as described in the PDF I pointed you to.

    BTW, I deleted your other post asking the same thing on an old thread (the forum guidelines ask you not to post on old threads or ask the same question more than once, so I thought it best to consolidate on this thread).

    Regards,

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information