• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Problem in simulating an inverter using BSIMCMG

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 11402
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Problem in simulating an inverter using BSIMCMG

Engto
Engto over 4 years ago
Dear All,
I'm using BSIM CMG model for simulating GAAfet behaviour so I have created (by importing verilogA files) 2 different symbols for ntype and ptype transistors.
I managed to plot their transcharacteristics and everything is ok. However when i try to realize the inverter adding the ntype and ptype symbols created, the input/output characteristic is completely wrong. By ckecking the model parameters after simulations through calculator, i found that the problem is that both symbols used are recognized as "ptype" by cadence in the inverter schematic. This Is very strong since in the symbols created they are correctly setted by me as ntype and ptype by DEVTYPE model parameter.
Can anyone help me?
Thanks a lot.
    • Cancel
    Parents
    • Andrew Beckett
      Andrew Beckett over 4 years ago

      Not from so little information. I would suggest you contact customer support if you can't provide at least the:

      1. Spectre netlist (input.scs)
      2. VerilogA model files
      3. Which version of Spectre and Virtuoso you are using

      Even that may not be enough, but it may at least give some clues.

      Regards,

      Andrew

      • Cancel
      • Vote Up 0 Vote Down
      • Cancel
    Reply
    • Andrew Beckett
      Andrew Beckett over 4 years ago

      Not from so little information. I would suggest you contact customer support if you can't provide at least the:

      1. Spectre netlist (input.scs)
      2. VerilogA model files
      3. Which version of Spectre and Virtuoso you are using

      Even that may not be enough, but it may at least give some clues.

      Regards,

      Andrew

      • Cancel
      • Vote Up 0 Vote Down
      • Cancel
    Children
    No Data

    Community Guidelines

    The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

    © 2025 Cadence Design Systems, Inc. All Rights Reserved.

    • Terms of Use
    • Privacy
    • Cookie Policy
    • US Trademarks
    • Do Not Sell or Share My Personal Information