• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. How can I increase the current in all Vgs intervals by 1...

Stats

  • Locked Locked
  • Replies 4
  • Subscribers 125
  • Views 11773
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

How can I increase the current in all Vgs intervals by 1 mA?

yysunj
yysunj over 4 years ago

Dear everyone,

Figure 1 and Figure 2 are my circuit and Vgs-Id characteristic, respectively.  

verilogtutorial_2 is BSIM-BULK mosfet, and s is source, g is gate, d is drain, and b is bulk, respectively.

                                                                                                                                                          

Figure 1. BSIM-BULK mosfet schematic                                      

Figure 2. Vgs-Id characteristics of Figure 1

I want to know the method that increases the current in all Vgs intervals by 1 mA.

What should I do?

Thank you

yysunj

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 4 years ago

    I don't understand your question. The current is defined by the model - if you need it to be higher, you'd need to change the model (or the model parameters). I could achieve the same thing with a built-in bsimbulk example:

    //

    // minimal model - default parameters
    model nch bsimbulk type=n

    Vgs (g 0) vsource dc=3.3
    Vds (d 0) vsource dc=3.3
    // increase w/l to increase current
    M1 (d g 0 0) nch w=2u l=1u

    dc dc dev=Vgs param=dc start=-20 stop=20 step=0.5
    save M1:d

    (this could have been done as a schematic of course - I just did it as a netlist for ease of sharing and experimentation as it's fully self-contained).

    With this example, if I increase the w/l (increase w or decrease l) the current will increase. There are of course numerous other parameters that would affect the current, but I don't know what your goal is here.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • yysunj
    yysunj over 4 years ago in reply to Andrew Beckett

    Thank you for your detailed reply.

    I'm wondering if adding a current source to Figure 1 can raise the Id over the entire range of Vgs by 1 mA as I said.

    Thank you

    yysunj

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 4 years ago in reply to yysunj

    You could certainly add a 1mA current source in parallel with the transistor (i.e. between the drain and the source) - I don't really understand why that would be useful though.

    Andrew.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • yysunj
    yysunj over 4 years ago in reply to Andrew Beckett

    Thank you for your detailed reply.

    yysunj

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information