• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Can't probe terminal currents from symbols in PDK

Stats

  • Locked Locked
  • Replies 7
  • Subscribers 125
  • Views 3545
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Can't probe terminal currents from symbols in PDK

mikewu
mikewu over 4 years ago

I am having trouble probing currents on terminals on transistors in a vendor's PDK. If I save a terminal current and try to plot it I get messages like "Unable to plot expression xxx because it does not evaluate to an object that can be plotted" and "*** is not a waveform object that can be displayed and will be DELETED automatically".

I can probe and plot terminal current on analogLib symbols no problem.

FWIW the Spectre views in this PDK seem to be blank, and previews of the symbol view in Library Manager have the word "PCELL" in the lower left corner.

Is this a PDK problem or am I doing yet another thing wrong in ADE Explorer that used to work in ADE-L? I have had other issues with this PDK (like no connectivity in Virtuoso-XL) so a PDK problem is a strong possibility.

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 4 years ago

    This should work, and it's unlikely to be an issue with ADE Explorer versus ADE L. I also wouldn't expect this to be something to do with the PDK, because it's likely that this is just a hierarchical block - is there a schematic view as well - maybe that's a PCell too?

    It would probably be a whole lot easier if you contacted customer support, as then we could see what exactly the PDK looks like, what it is, and what is or isn't working.

    How are you probing the currents - via Outputs->To be Saved->Select on schematic and clicking the pins on the instance? Or some other way?

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mikewu
    mikewu over 4 years ago in reply to Andrew Beckett

    No schematic view.

    Yes, I am probing the currents via Outputs->To be Saved->Select on schematic and clicking the pins on the instance. Also tried Outputs->Save all... and selecting all device currents, then using direct plot on the terminal.

    The Layout-XL problem I am having with the same PDK give a warning:

    Could this be related? Or just a symptom that the PDK is not ready for prime time?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 4 years ago in reply to Andrew Beckett

    Dear mikewu,

    In addition to Andrew's valuable comments and questions, a couple of thoughts if I may intrude...

    1. Following your simulation, if you open the Results Browser, is there any output that appears to be a terminal current?

    2. If so, can you select it and right click the selected current and ply it?

    3. If you can plot it, right click the signal name again and send the output to the calculator, the resulting expression in the calculator window may be copied and used in your Assembler/Explorer set of outputs.

    Does this help at all?

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • mikewu
    mikewu over 4 years ago in reply to ShawnLogan

    I was able to find the terminal current in Results Browser, plot it, and the rest of your suggestion. Thanks for the workaround.

    Sounds like a PDK problem that I need to communicate back to the vendor.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 4 years ago in reply to mikewu
    mikewu said:
    Could this be related? Or just a symptom that the PDK is not ready for prime time?

    I don't think the lack of a virtuosoDefaultExtractorSetup constraint group would have any effect whatsoever on ADE - ADE doesn't care about technology constraints (there are some design constraints that have an effect for optimisation and for Monte Carlo, but not technology constraints).

    It's a bit odd that there's a symbol and no schematic or stopping view. Something seems amiss, so I would contact the foundry.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 4 years ago in reply to mikewu

    Dear mikewu,

    mikewu said:
    I was able to find the terminal current in Results Browser, plot it, and the rest of your suggestion.

    Great! Thank you for letting us know!

    mikewu said:
    Sounds like a PDK problem that I need to communicate back to the vendor.

    As Andrew noted, I also don't believe the fact that your selected terminal using  this is a "PDK problem".  I would suspect there may be an issue with the terminal mapping in your amap directory (sub directory within the netlist). You can inspect the syntax of your saved currents in this subdirectory.

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • Andrew Beckett
    Andrew Beckett over 4 years ago in reply to ShawnLogan

    Although the mapping in the amap directory is a consequence of the CDF information, which is a function of the PDK. I originally assumed this was a hierarchical block (since there's no stopping view), and if so the CDF wouldn't make a difference - but since it must be stopping at this point, it could be a problem with the termMapping in the spectre simulation information in the CDF.

    Lots of guesswork having to happen here - seeing the data would help enormously - hence my original suggestion to contact customer support.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information