• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. Accessing simulation variables in verilog-a without passed...

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 12638
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Accessing simulation variables in verilog-a without passed parameter?

MikeVP
MikeVP over 4 years ago

In Verilog-AMS, I am able to access simulation variables in a module by using:

cds_globals.<name of variable>

I'm trying to keep my design as clean as possible, and I don't want to add a parameter to the veriloga view (the other views do not need a passed parameter).  Is there a way to access simulation variables without passing them as a parameter?  I don't want to use the AMS simulator.

Thanks.

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 4 years ago

    You can access global parameters (e.g. ADE Design Variables) using:

    (* cds_inherited_parameter *) parameter real rfactor=0.0;

    in the Verilog-A. The magic attribute before the parameter definition marks it as access it from the global parameter rfactor in this case rather than it being passed in.

    Hope that helps!

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • MikeVP
    MikeVP over 4 years ago in reply to Andrew Beckett

    Thank you very much.  I will try.  

    Could you kindly point me to the documentation on this?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • MikeVP
    MikeVP over 4 years ago in reply to Andrew Beckett

    Thank you very much.  I will try.  

    Could you kindly point me to the documentation on this?

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Andrew Beckett
    Andrew Beckett over 4 years ago in reply to MikeVP

    /path/to/SPECTREinstallation/bin/cdnshelp then search for cds_inherited_parameter

    This is in the Verilog-A Reference manual <SPECTREinstDir>/doc/veriaref/veriaref.pdf

    There's also discussion (and a link to the documentation) in this article.

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information