• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. PSpice model Editor in Spectre and Virtuoso

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 9350
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

PSpice model Editor in Spectre and Virtuoso

mjab
mjab over 3 years ago

Hi All, 

Is there a PSpice model editor is available in the Spectre or Virtuoso to create a model library?

Thanks

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 3 years ago

    No. That would be rather odd, since PSPICE is normally used for board design. There is support for using PSPICE models within Spectre (there's a pspice viewType in Virtuoso, and ADE has the ability to include pspice model files) but this is normally used for interfacing from a custom IC design (e.g. an analog IC design) to an external component on the board; you wouldn't normally author those PSPICE models within Virtuoso. 

    If you're asking about creating behavioural models for blocks in an IC, that would normally be done with Verilog-A or Verilog-AMS (or SystemVerilog or VHDL if it was a high enough level model).

    Regards,

    Andrew

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 3 years ago

    No. That would be rather odd, since PSPICE is normally used for board design. There is support for using PSPICE models within Spectre (there's a pspice viewType in Virtuoso, and ADE has the ability to include pspice model files) but this is normally used for interfacing from a custom IC design (e.g. an analog IC design) to an external component on the board; you wouldn't normally author those PSPICE models within Virtuoso. 

    If you're asking about creating behavioural models for blocks in an IC, that would normally be done with Verilog-A or Verilog-AMS (or SystemVerilog or VHDL if it was a high enough level model).

    Regards,

    Andrew

    • Cancel
    • Vote Up +1 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information