• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. verilogA

Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 9118
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

verilogA

abdurrahman0234
abdurrahman0234 over 3 years ago

I created verilogA in cadence and then write my code as seen below but ı get error "extract  failed for cellview" why?

`include "disciplines.vams"

// N-bit Analog to Digital Converter

module adc (out, in, clk);
    parameter integer bits = 8 from [1:24];	// resolution (bits)
    parameter real vmin = 0.0;			// minimum input voltage (V)
    parameter real vmax = 1.0 from (vmin:inf);	// maximum input voltage (V)
    parameter real td = 0 from [0:inf);		// delay from clock edge to output (s)
    parameter real tt = 0 from [0:inf);		// transition time of output (s)
    parameter real vdd = 5;			// voltage level of logic 1 (V)
    parameter real vss = 0;			// voltage level of logic 0 (V)
    parameter real thresh = (vdd+vss)/2;	// logic threshold level (V)
    parameter integer dir = +1 from [-1:1] exclude 0;
    						// 1 for trigger on rising edge
						// -1 for falling
    localparam integer levels = 1<<bits;
    input in, clk;
    output [bits-1:0] out;
    voltage in, clk;
    voltage [bits-1:0] out;
    integer result;
    genvar i;

    analog begin
        @(cross(V(clk)-thresh, dir) or initial_step) begin
	    result = levels*((V(in) - vmin))/(vmax - vmin);
	    if (result > levels-1)
	        result = levels-1;
	    else if (result < 0)
	        result = 0;
	    else
	end

	for (i=0; i<bits; i=i+1)
	    V(out[i]) <+ transition(result & (1<<i) ? vdd : vss, td, tt);
    end
endmodule
  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 3 years ago

    I didn't check the code, but since it has a parameterised bus width on the ports, it's almost certainly this issue that I answered a week ago.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • Andrew Beckett
    Andrew Beckett over 3 years ago

    I didn't check the code, but since it has a parameterised bus width on the ports, it's almost certainly this issue that I answered a week ago.

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information