• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. netlist creation issue

Stats

  • Locked Locked
  • Replies 3
  • Subscribers 125
  • Views 9175
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

netlist creation issue

sjwprcker
sjwprcker over 3 years ago

Hi,

I try two ways to create netlists of my testbench (IC618, maestro, spectre):

1. right click test name --> recreate the netlist --> the result is fine

2. right click the sim result --> view netlist --> i got different result vs case 1, some cells name with suffix "_schematic"

E.g., In case 1,

//Library name: XXX

//Cell name: XXX

//View name: schematic

//Inherited view list: XXX

subckt XXX...

...

ends XXX

In case 2,

//Library name: XXX

//Cell name: XXX

//View name: schematic

//Inherited view list: XXX

subckt XXX_schematic...

...

ends XXX_schematic

I have no clue how this happen, anyone knows this?

BR

  • Cancel
Parents
  • Andrew Beckett
    Andrew Beckett over 3 years ago

    There are some valid cases where this happens, as explained in this article: Why does the spectre netlister add _schematic extension to subckt names.

    However, there were a number of cases where this was being added inconsistently and differently when re-netlisting was done. This was fixed (I believe) in IC6.1.8-64b.500.24 (and equivalent ICADVM20.1 version) as a result of CCR 2414230. So maybe that's the issue you're facing?

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • sjwprcker
    sjwprcker over 3 years ago in reply to Andrew Beckett

    Hi Andrew,

    Thanks a lot to provide such a helpful case. I fully understand the reason. 

    I have a following up question is, is there any way, e.g., env_variable to force re-netlist but not incremental netlist in assembler?

    BR

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Reply
  • sjwprcker
    sjwprcker over 3 years ago in reply to Andrew Beckett

    Hi Andrew,

    Thanks a lot to provide such a helpful case. I fully understand the reason. 

    I have a following up question is, is there any way, e.g., env_variable to force re-netlist but not incremental netlist in assembler?

    BR

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
Children
  • Andrew Beckett
    Andrew Beckett over 3 years ago in reply to sjwprcker

    There is a variable that can be used to force re-netlisting, but it's generally a bad idea to set this as then people set it and forget, and then complain about netlist performance. So I don't particularly want to advertise or promote it here as it's very much a workaround.

    Can you move to a more recent hotfix to see if that solves the problem?

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information