Stats

Locked Locked
Replies 5
Subscribers 126
Views 10350
Members are here 0

This discussion has been locked.

You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Cellview generation from VHDL code in cadence 618

HI,

A beginer here for cadence,

I copy paste a wkng VHDL code from Vivado to cadence VHDL editor (Libray manager->file->new cellview : ... type :VHDL, open with : editor), save -> build a database of instancews,pins... then following error is :

*WARNING* (TE-1308): Failed to perform syntax check for cellview 'CIS_v0 cnt_CTIA functional'.
*WARNING* (TE-1312): Compilation errors or warnings have been detected in the HDL file for cellview 'CIS_v0 cnt_CTIA functional'. To view the parse log for details, choose 'Parser Log File' from the 'View' menu.
*WARNING* (TE-4309): Extract failed for cellview 'CIS_v0 cnt_CTIA functional'

looking for any lead to resolve asap

thanks and regards,

rahul

Parents

delgsy over 3 years ago

What works for me is importing the VHDL through CIW --> file --> import --> VHDL
Cancel
Vote Up 0 Vote Down

Cancel

Reply

delgsy over 3 years ago

What works for me is importing the VHDL through CIW --> file --> import --> VHDL
Cancel
Vote Up 0 Vote Down

Cancel

Children

No Data

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.