• Skip to main content
  • Skip to search
  • Skip to footer
Cadence Home
  • This search text may be transcribed, used, stored, or accessed by our third-party service providers per our Cookie Policy and Privacy Policy.

  1. Community Forums
  2. Custom IC Design
  3. programable pattern generator

Stats

  • Locked Locked
  • Replies 2
  • Subscribers 125
  • Views 9549
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

programable pattern generator

hdeshmukhnvidia
hdeshmukhnvidia over 3 years ago

I wanted to check if some one has written a verilogA model for a patter generator, we are trying to develop a verilogA block which can generate NRZ, Clock, PAM4 pattern, take input from a file and also has option to generate a prbs sequence , if some one as design something please share 

  • Cancel
  • Andrew Beckett
    Andrew Beckett over 3 years ago

    I don't have an example Verilog-A module to do this (maybe somebody else does), but much of this can be done with the built-in vsource component in spectre, either picking the type as pulse, bit or prbs. That can handle the clock, NRZ and PAM4, with the PRBS sequence controls. If you want the pattern defined in a file, you could create a file with spectre pattern statements (see "spectre -h pattern") with a .scs suffix and then include it as a model file or definition file in ADE, and then your bit source can reference the pattern name (note that patterns can be nested for complex patterns).

    Regards,

    Andrew

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel
  • ShawnLogan
    ShawnLogan over 3 years ago in reply to Andrew Beckett

    Dear hdeshmukhnvidia,

    In addition to Andrew's good suggestion, there was a recent Forum post where I provided a veriloga based pattern generator whose values are read from a comma-separated variable file. I included the code and examples of its use. This may or may not be of use to you, but I thought I might add the comment. The Forum post that contains the note and code is at URL:

    https://community.cadence.com/cadence_technology_forums/f/custom-ic-design/52283/datapoints-memory-array

    I hope between Andrew's suggestion and the information in this note, you will be able to proceed!

    Shawn

    • Cancel
    • Vote Up 0 Vote Down
    • Cancel

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.

© 2025 Cadence Design Systems, Inc. All Rights Reserved.

  • Terms of Use
  • Privacy
  • Cookie Policy
  • US Trademarks
  • Do Not Sell or Share My Personal Information