Stats

  • Locked Locked
  • Replies 1
  • Subscribers 125
  • Views 4528
  • Members are here 0
This discussion has been locked.
You can no longer post new replies to this discussion. If you have a question you can start a new discussion

Unable to place pins to level-1 pins

RuihW

I was trying to place the pins to the "Syn" port automatically following the method mentioned in this post. However, when I set the Edge attributes to "Level-1 pin", a warning showed up in the log: "*WARNING* VFP: pin output_Syn_32 cannot be placed as suitable instTerm could not be found in current cellView."

There are pins associated with these nets, but not shown on the capture below.

These instances have a smaller pin (0.18um by 0.18um). The pins created by Generate All From Source are 0.23um by 0.23um and I can't make them smaller. Does this matter?

Virtuoso version 6.1.8.

Edit: looks like there are no level-1 pins in this layout. How do I extract the pins from the instances (S30, S31, S32)?

  • After a few days of troubleshooting, I found the reason: the Syn pin from the sub block was drawn as a "Shape" but "Pin". Although it was drawn on the pin layer and passed LVS, it was not recognized as a pin. After changing it to a pin, the Pin Placement tool is now able to place the pin automatically.

Community Guidelines

The Cadence Design Communities support Cadence users and technologists interacting to exchange ideas, news, technical information, and best practices to solve problems and get the most from Cadence technology. The community is open to everyone, and to provide the most value, we require participants to follow our Community Guidelines that facilitate a quality exchange of ideas and information. By accessing, contributing, using or downloading any materials from the site, you agree to be bound by the full Community Guidelines.